

# FDG6332C\_F085

# 20V N & P-Channel PowerTrench<sup>®</sup> MOSFETs

# Features

- Q1 0.7 A, 20V.  $R_{DS(ON)} = 300 \text{ m}\Omega @ V_{GS} = 4.5 \text{ V}$  $R_{DS(ON)} = 400 \text{ m}\Omega @ V_{GS} = 2.5 \text{ V}$
- Q2 -0.6 A, -20V.  $R_{DS(ON)} = 420 \text{ m}\Omega @ V_{GS} = -4.5 \text{ V}$  $R_{DS(ON)} = 630 \text{ m}\Omega @ V_{GS} = -2.5 \text{ V}$
- Low gate charge
- High performance trench technology for extremely low  $R_{\text{DS}(\text{ON})}$
- SC70-6 package: small footprint (51% smaller than SSOT-6); low profile (1mm thick)
- Qualified to AEC Q101
- RoHS Compliant



# **General Description**

The N & P-Channel MOSFETs are produced using Fairchild Semiconductor's advanced PowerTrench process that has been especially tailored to minimize on-state resistance and yet maintain superior switching performance.

These devices have been designed to offer exceptional power dissipation in a very small footprint for applications where the bigger more expensive TSSOP-8 and SSOP-6 packages are impractical.

# Applications

- DC/DC converter
- Load switch
- LCD display inverter

1

2

3



Complementary


6

5

4



FDG6332C\_F085 20V N & P-Channel PowerTrench MOSFETs



SC70-6



Absolu			=25 C unless otherwise holed	1		
Symbol		Parameter	Q1	Q2	Unit	
V <sub>DSS</sub>	Drain-Sour	ce Voltage		20	-20	V
V <sub>GSS</sub>	Gate-Source	ce Voltage		±12	±12	V
ID	Drain Curre	ent – Continuous	(Note 1)	0.7	-0.6	А
		<ul> <li>Pulsed</li> </ul>		2.1	-2	
PD	Power Diss	sipation for Single Operation	tion (Note 1)	0	.3	W
T <sub>J</sub> , T <sub>STG</sub>	Operating a	and Storage Junction Te	mperature Range	–55 to	o +150	°C
Therma	l Charac	teristics				
$R_{\theta JA}$	Thermal Re	esistance, Junction-to-Ar	mbient (Note 1)	4	15	°C/W
Packag	e Markin	g and Ordering	Information			
Device	Marking	Device	Reel Size	Tape wi	dth	Quantity
.3	32	FDG6332C_F085	7"	8mm		3000 units

©2009 Fairchild Semiconductor Corporation


$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Symbol	Parameter		Test Conditions	Min	Тур	Max	Units	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Off Char	acteristics							
	BVDSS	Drain-Source Breakdown Volta	ae			-			V
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		Breakdown Voltage Temperature				-20	14		mV/°C
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		<b>o</b> 1		$I_D = -250 \ \mu$ A,Ref. to $25^{\circ}$ C	Q2				
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	I <sub>DSS</sub>	Zero Gate Voltage Drain Currer	nt						μA
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	I <sub>GSSF</sub> /I <sub>GSSR</sub>	Gate-Body Leakage, Forward		$V_{GS} = \pm 12 \text{ V},  V_{DS} = 0 \text{ V}$					nA
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	I <sub>GSSF</sub> /I <sub>GSSR</sub>	Gate–Body Leakage, Reverse		$V_{GS}=\pm \ 12V \ ,  V_{DS}=0 \ V$				±100	nA
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	On Char	acteristics (Note 2)	1	Γ		r		1	r
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	V <sub>GS(th)</sub>	Gate Threshold Voltage	Q1	• • • •		0.6		1.5	V
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $						-0.6		-1.5	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $									mV/°C
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Ű.			$V_{GS} = 4.5 \text{ V}, \text{ I}_{D} = 0.7 \text{ A}$					mΩ
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	. ,	On–Resistance			SE°C				
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$			02		25°C				
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			QZ						
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$					25°C		400	700	
	<b>g</b> fs	Forward Transconductance					2.8		S
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$			-				1.8		
	I <sub>D(on)</sub>	On–State Drain Current							A
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			Q2	$V_{GS} = -4.5 V, V_{DS} = -5 V$		-2			
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Dynamic		1			1		1	1
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	C <sub>iss</sub>	Input Capacitance							pF
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	0		-						
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Coss	Output Capacitance							pF
Q2 $V_{DS}$ =-10 V, $V_{GS}$ = 0 V, f=1.0MHz         9           Switching Characteristics (Note 2)         (Note 2)           td(on)         Turn-On Delay Time         Q1 Q2         For Q1: $V_{DS}$ =10 V, $I_D$ = 1 A $V_{GS}$ = 4.5 V, $R_{GEN}$ = 6 $\Omega$ 5         10         1           tr         Turn-On Rise Time         Q1 Q2         For Q2: $V_{DS}$ =10 V, $I_D$ = -1 A $V_{GS}$ = -4.5 V, $R_{GEN}$ = 6 $\Omega$ 7         15         1           td(off)         Turn-Off Delay Time         Q1 Q2         Vos =-10 V, $I_D$ = -1 A $V_{GS}$ = -4.5 V, $R_{GEN}$ = 6 $\Omega$ 6         12           tq         Turn-Off Fall Time         Q1 Q2         For Q1: $V_{DS}$ =10 V, $I_D$ = 0.7 A $V_{GS}$ 9         18         11           Qg         Gate-Source Charge         Q1 Q1 Q2         For Q1: $V_{GS}$ I_D = 0.7 A $V_{GS}$ 1.1         1.5         7           Qgs         Gate-Source Charge         Q1 Q2         For Q2:         0.3         0.24         r	<u> </u>	Poverse Transfer Capacitance	-						pF
Switching Characteristics (Note 2)         Image: Constraint of the state of	Urss	Reverse Transier Capacitance	-						μr
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Switchin	G Charactoristics	QL				0		
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			01	504			5	10	ns
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Ld(on)	Turn-On Delay Time							115
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	tr	Turn–On Rise Time						15	ns
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			Q2				14	25	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	t <sub>d(off)</sub>	Turn-Off Delay Time	Q1				9	18	ns
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $				$v_{GS} = -4.5 v, R_{GEN} = 0.22$					
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	t <sub>f</sub>	Turn–Off Fall Time							ns
Q2         VDS = 10 V, ID = 0.7 A         1.4         2 $Q_{gs}$ Gate-Source Charge         Q1         VGS = 4.5 V, RGEN = 6 $\Omega$ 0.24         r           Q2         For Q2:         0.3         0.3         0.3         0.3         0.3	Q.	Total Gate Charge		For <b>01</b> :					nC
$Q_{gs}$ Gate-Source ChargeQ1 $V_{GS}= 4.5 \text{ V},  R_{GEN} = 6 \Omega$ 0.24rQ2For Q2:0.3	∽g								
Q2 For Q2: 0.3	Q <sub>gs</sub>	Gate-Source Charge		$V_{GS}\text{=}~4.5~\text{V},  \text{R}_{\text{GEN}}\text{=}~6~\Omega$					nC
	-	-	Q2	For <b>Q2</b> : V <sub>DS</sub> =-10 V, I <sub>D</sub> = -0.6 A			0.3		
$Q_{gd}$ Gate-Drain Charge         Q1 $V_{DS} = -10$ V, $T_{D} = -0.6$ A         0.3         r           Q2 $V_{GS} = -4.5$ V, $R_{GEN} = 6 \Omega$ 0.4         0.4	Q <sub>gd</sub>	Gate–Drain Charge	Q1						nC

			T <sub>A</sub> = 25°C unless otherwise noted					
Symbol	Parameter		Test Conditions		Min	Тур	Max	Units
Drain-S	ource Diode Characteris	tics a	nd Maximum Ratings					
	Maximum Continuous Drain–Source Diode Forward Current Q1							
ls	Maximum Continuous Drain-So	ource D	Diode Forward Current	Q1			0.25	А
ls	Maximum Continuous Drain-So	ource E		Q1 Q2			0.25 0.25	A
I <sub>S</sub>	Maximum Continuous Drain–So Drain–Source Diode Forward	ource E		Q2		0.74		A


### Notes:


 R<sub>0JA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>0JC</sub> is guaranteed by design while R<sub>0JA</sub> is determined by the user's board design. R<sub>0JA</sub> = 415°C/W when mounted on a minimum pad of FR-4 PCB in a still air environment.

2. Pulse Test: Pulse Width < 300 $\mu$ s, Duty Cycle < 2.0%




FDG6332C\_F085 20V N & P-Channel PowerTrench MOSFETs





FDG6332C\_F085 20V N & P-Channel PowerTrench MOSFETs



# FDG6332C\_F085 20V N & P-Channel PowerTrench MOSFETs

# FAIRCHILD

SEMICONDUCTOR

### TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

Auto-SPM™
Build it Now™
CorePLUS™
CorePOWER™
CROSSVOLT™
CTL™
Current Transfer Logic™
EcoSPARK <sup>®</sup>
EfficentMax™
EZSWITCH <sup>™</sup> *

Fairchild®

FACT

FPS™

Fairchild Semiconductor® FACT Quiet Series™ FAST® FastvCore™ FETBench™ FlashWriter<sup>®\*</sup>

**FRFET**<sup>®</sup> Global Power Resource SM Green FPS™ Green FPS™ e-Series™ Gmax™ GTO™ IntelliMAX™ ISOPLANAR™ MegaBuck™ MICROCOUPLER™ MicroFET™ MicroPak™ MillerDrive™ MotionMax™ Motion-SPM™ **OPTOLOGIC**® **OPTOPLANAR<sup>®</sup>** PDP SPM™ Power-SPM™

\* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

F-PFS™

PowerTrench<sup>®</sup> PowerXS™ Programmable Active Droop™ **QFET**<sup>®</sup> QS™ Quiet Series™ RapidConfigure™ Saving our world, 1mW/W/kW at a time™ SmartMax™

SMART START™ SPM<sup>®</sup> STEALTH™ SuperFET™ SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SupreMOS™ SyncFET™ Sync-Lock™ GENERAL

TinyLogic® TINYOPTO™ TinyPower™ TinyPWM™ TinyWire™ TriFault Detect™ TRUECURRENT™\* uSerDes™

The Power Franchise<sup>®</sup>

bwer

franchise

TinyBoost™

TinyBuck™

p

UHC Ultra FRFET™ UniFET™ VCX™ VisualMax™ XS™

# DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN, FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

### As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

### PRODUCT STATUS DEFINITIONS

## .. . .

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. 140